Abstract | A new approach is proposed to hierarchical symbolic analysis of large analog integrated circuits. It consists of performing symbolic suppression of each subcircuit to its terminals in terms of subcircuit matrix determinants and cofactors, and applying Cramer's rule to solve symbolically the set of equations at the top level of the circuit hierarchy. The novelty of the proposed approach is to use an annotated, directed and acyclic graph, called Determinant Decision Diagram (DDD), to represent symbolic determinants of subcircuit matrices and cofactors used in subcircuit suppression, as well as symbolic determinants of the top-level circuit matrix and cofactors required in applying Cramer's rule. DDD enables systematically exploiting the inherent sparsity of circuit matrices and the sharing of symbolic expressions. It is capable of representing a huge number of symbolic product terms in a canonical and highly compact manner. The proposed approach is illustrated using a Cauer parameter low-pass lter. It has been implemented in a symbolic analyzer and compared with best-known hierarchical symbolic analyzer SCAPP and numerical simulator SPICE. Experimental results on several analog circuits including the A741 operational ampli er|a circuit with less structural regularities|are described.
Introduction
Symbolic analysis is to calculate the behaviors or the characteristics of a circuit in terms of symbolic parameters. It is important for many applications such as optimum topology selection, design space exploration, behavioral model generation, and fault detection 5]. Symbolic analysis, however, has not been widely used by circuit designers. The root of the di culty is apparent: the number of product terms in a fully expended symbolic expression may increase exponentially with the size of a circuit. Any manipulation and evaluation of symbolic expressions will require CPU time at best linear in the number of terms, and therefore have both the time and space complexities exponential in the size of a circuit.
To cope with the circuit-size limitation problem, modern symbolic analyzers rely on two techniques|symbolic simpli cation and hierarchical decomposition 3]. Symbolic simpli cation is to discard those insigni cant terms based on the relative numerical magnitudes of symbolic parameters and the frequency de ned at some nominal design points or over some ranges. It can be performed before/during the generation of symbolic terms 1, 7, 10, 17] or after the generation 2, 4, 16] . The simpli ed expressions, however, only have su cient accuracy at some points or over some frequency ranges. Even worse, simpli cation often loses certain information, such as sensitivity with respect to parasitics, which is crucial for circuit optimization and testability analysis.
Hierarchical decomposition is to generate symbolic expressions in nested forms 6, 11] . There are two methods known as topological analysis 11] and network formulation 6]. Both are based on the sequence-of-expressions concept to obtain the circuit transfer functions.
Topological analysis 11]:
The circuit topology is represented as a directed graph and circuit parameters are represented as the weights of the edges in the graph. Hierarchical decomposition is carried out on the directed graph. Subcircuit analysis amounts to nding node-disjoint directed paths and node-disjointed directed loops. Results obtained in subcircuit analysis are combined upward until the root circuit is reached. Unfortunately, no systematic mechanisms exist in both approaches to exploit the expression sharing and circuit sparsity. The resulting expressions are not compact enough. The number of expressions can grow rapidly so that even the compilation of the generated expressions could take enormous CPU time. Manipulations, other than evaluation, of the resulting sequences of expressions are known to be complicated and often require dedicated e orts, e.g., sensitivity calculation in 8] and lazy approximation in 10].
In this paper, we present a new hierarchical approach to exact symbolic analysis. It takes advantage of both hierarchical decomposition and a recently introduced graphical representation of symbolic determinants called Determinant Decision Diagram (DDD) 9]. DDD can exploit the sparsity of circuit matrices and the sharing among symbolic expressions in a systematic manner. For example, 1.01 10 8 symbolic product terms can be represented by a diagram with only 767 vertices. More importantly, manipulations such as cofactoring and sensitivity can be performed in linear time in the size of a DDD.
The rest of the paper is organized as follows: Section 2 provides an overview of hierarchical circuit analysis. Sections 3 presents the basic idea of our DDD-based hierarchical decomposition scheme. Section 4 reviews the concept of determinant decision diagrams. Section 5 illustrates the proposed method on a practical analog circuit. Section 6 summarizes the complete algorithm for DDD-based hierarchical symbolic analysis. Section 7 presents experimental results and the comparison with symbolic analyzer SCAPP and numerical simulator SPICE on practical analog circuits. Section 8 concludes the paper.
Overview of Hierarchical Circuit Analysis
For a linear(ized), time-invariant analog circuit, its system of equations can be formulated by, for example, the modi ed nodal analysis (MNA) approach, in the following general form 15]: Ax = b; (1) where x is the vector of node-voltage and branch-current variables, A is the modi ed nodal admittance matrix or simply the circuit matrix, and b represents the external sources.
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Figure 1: Model of a circuit hierarchy.
The circuit hierarchy can be viewed as a rooted tree shown in Figure 1 . A circuit may have one or more subcircuits at each hierarchical level. A subcircuit at a leaf in the circuit hierarchy tree is called a leaf circuit, otherwise it is called a middle circuit. In this paper, we assume the presence of the prede ned subcircuits in the circuit hierarchy. Consider a subcircuit with some internal structures and terminals, as illustrated in Figure 2 . The circuit unknowns|the node-voltage variables and branch-current variables|can be partitioned into three disjoint groups x I , x B , and x R , where the superscripts I, B, R stand for, respectively, internal variables, boundary variables and the rest of variables. Internal variables are those local to the subcircuit, boundary variables (also called tearing variables) are those related to both the subcircuit and the rest of the circuit. Note that boundary variables include those variables required as the circuit inputs and outputs. Equations that are associated with only the internal variables are called the internal equations of a subcircuit. Their corresponding circuit matrix is called the internal circuit matrix. With this, the system-equation set (1) (5) Subcircuit suppression can be performed for all the subcircuits by visiting the circuit hierarchy in a bottom-up fashion. Hierarchical numerical analysis performs (4) and (5) (6) where A Bi is the column of A BI and A iB is the row of and A IB , and a ii is the intersection of the row and the column.
Hierarchical Analysis Using Determinants and Cofactors
In this section, we show how hierarchical symbolic circuit analysis can be represented using determinants and cofactors. We rst introduce some notations. Let A be an n n matrix. It may be denoted as a u;v ]; u; v = 1; :::; n. Similarly, a vector b is denoted as b u ]; u = 1; :::; n. The determinant of matrix A is denoted by det(A). According to linear algebra, the inverse of non-singular matrix A can be written as A BI II u;v ] T b I : (10) Suppose that the number of internal variables is m, and the number of boundary variables is l.
Equations (9) and (10) 
Note that we need rst-order cofactors II k 2 ;k 1 only when both a u;k 1 and a k 2 ;v are non-zeros, and for practical circuits, l usually is much smaller than m provided a good circuit partition is given, and A BI and A IB are generally very sparse. This implies that only very a few of rst-order cofactors of A II are needed for subcircuit suppression.
At the top level of the circuit hierarchy tree, we can simply use Cramer's rule to obtain the desired transfer function. Suppose that the reduced equation set for the root circuit is A 0 x 0 = b 0 , then the voltage gain from node i to node t can be expressed as follows:
7 where A 0 uv is the submatrix obtained from A 0 by deleting row u and column v. The key idea of the proposed method for hierarchical symbolic analysis is to represent all the determinants and cofactors in (11) (12), and (13) by a newly introduced graph, called Determinant Decision Diagrams (DDDs). DDDs allow the exploiting of the sharing among the determinants of subcircuit matrices and required rst-order cofactors in a systematic manner. The exploration thereby leads to a very compact representation of transfer functions and renders DDDs extremely suitable for hierarchical symbolic analysis. Figure 3 illustrates the corresponding DDD representation under the expansion order: a, c, b, d, f, e, g, i, h and j. Symbolic expressions represented by each vertex are also given near the vertices in the gure. In DDDs, each path from the root vertex (a in our case) to the 1-terminal is called a 1-path. Each 1-path de nes a product term which includes all vertices (symbols) which originate all the 1-edges in the 1-path. We note that sub-terms ad, gj, and hi appear in several product terms of the matrix determinant, and they are shared in the DDD representation.
Determinant Decision Diagrams
A key issue is that how to nd a suitable expansion order of a given circuit matrix so that the resulting DDD has as few vertices as possible. An e cient heuristic has been proposed in 9]. It has been proved that for a class of circuits, DDD can be built optimally in the sense that the number of DDD vertices is exactly equal to the number of non-zero elements in the circuit matrix. For practical analog circuits, the numbers of DDD vertices are many orders of magnitude less than the numbers of product terms 9].
An Illustration Example
In this section, we illustrate the proposed hierarchical analysis method through a real analog circuit. We consider a Cauer parameter low-pass lter with 0.02-db ripple in the passband and minimum 50dB suppress in stopband as shown in Figure 4 . It has four topologically identical FDNR subcircuits, named X1 to X4. Figure 5 gives the detailed structure of the FDNR subcircuit. A FDNR subcircuit contains two operational ampli ers (Opamp), and each of them is implemented by a linear model of A741 shown in Figure 6 .
We rst consider the linear model of 741 Opamp in Figure 6 . There are 4 nodes in this 
The gray variable is the internal variable to be suppressed and the gray matrix, (T o ) II To suppress the linear model circuit, we need to suppress variable v 1 . According to (11) , the suppressed circuit matrix associated with only the boundary variables is given by: Figure 7 with a = sC 1 + 1 R 1 . 
Here ( x 11 ) II is the rst order cofactor of (T x ) II with respect to the element in row 1 and column 1 of (T x ) II We now show how the two required determinants, det((T x ) II ) and det((T x 11 ) II ), can be represented by DDDs. To simplify our presentation, we label each matrix entry in (T x ) II where, the gray area is matrix (T x 11 ) II . Determinant det((T x ) II ) has 31 product terms, and det((T x 11 ) II ) has 10 product terms. Detailed analysis shows that they can be represented by two 14
DDDs with 37 and 19 vertices, respectively. Exploiting the sharing of product terms among these two DDDs, the two determinants can actually be represented by a shared DDD with only 39 vertices as shown in Figure 8 . This result contrasts with 247 (= 37 5+19 4) DDD vertices if each symbol is represented by a DDD vertex without exploiting the sharing. Finally, the circuit matrix of the root circuit, the low-pass lter, is constructed after the suppression of its subcircuits, the FDNR circuits. The resulting circuit matrix is given below: (Figure 8) , is needed.
The required transfer function can now be derived and represented by DDDs. According to Cramer's rule, the voltage gain from V 1 to V 6 in Figure 4 can be expressed as: G(s) 16 where the boxed matrix is T 16 and the gray matrix is T 11 . Note that T 11 is a 5 5 band matrix.
The DDD representation of det(T 11 ) and det(T 16 ) is shown in Figure 9 , where 13 DDD vertices are used to represent det(T 11 ), and 5 DDD vertices (each for a matrix entry) are needed to represent det(T 16 ). Counting the DDDs for subcircuit suppression (Figures 7 and 8 ), a total of 58 (= 1+29+18) DDD vertices are used for entire hierarchical symbolic analysis of the low-pass lter circuit. To conclude this section, we have the following observations:
Suppression of a subcircuit may create ll-ins in its parent circuit matrix. For instance, (t o 42 ) BB appearing at row 2 and column 5, as well as row 4 and column 1, in matrix (T x ) II in (22) are ll-ins. In order to obtain a compact symbolic expression, the number of ll-ins should be minimized. Such a requirement essentially calls for minimizing the total number of the boundary variables of subcircuits. Finding the optimal partitions for DDD-based hierarchical analysis is addressed in 13].
The new method is applicable to arbitrary tree hierarchies of a circuit, and is thus superior to the topological method 11] where symbolic analysis has to be performed from the atten circuits and the network formulation approach 6] where only the binary tree hierarchy is explored.
Given a good partition of an analog circuit, subcircuit suppression only requires a few rstorder cofactors of the subcircuit-matrix determinants. In our example, only one cofactor, (t x 66 ) BB , is required in the entire analysis process.
middle circuit by (11) and (12) . Represent the determinant of the internal subcircuit matrix and the rst-order cofactors required in subcircuit suppression by a shared DDD. Recursively build and suppress the circuit matrices for all the middle circuits until the root circuit is reached.
4. Construct the desired symbolic transfer function at the root circuit by using Cramer's rule with all the required symbolic determinants and cofactors represented by DDDs.
Experimental Results
The proposed method has been implemented in a symbolic circuit analyzer based on determinant decision diagrams. The results from three examples are presented. The rst example is the active low-pass lter circuit shown in Figure 4 . We have tested our program on two di erent implementations of Opamps used in the subcircuit of the low-pass lter circuit: a linear model of 741 Opamp circuit shown in Figure 6 and a miller-compensated two-stage Opamp circuit shown in Figure 10 . For the miller-compensated Opamp circuit, all the MOS transistors are replaced by their corresponding small-signal models at their DC operating points computed by SPICE. The AC analysis is performed by depth-rst traversals of all the DDD vertices used to represent all symbolic expressions at each frequency point.
The second example is a band-pass lter circuit shown in Figure 11 . This example was also used to illustrate hierarchical analysis in 6, 11] . The circuit can be partitioned into a circuit hierarchy as shown in Figure 12 with four topologically identical subcircuits X1 to X4 shown in Figure 13 . For each Opamp in band-pass lter circuit, we also test two implementations of the Opamps in Figure 6 and Figure 10 , respectively.
The third example is the bipolar A741 circuit with 26 transistor and 11 resistors shown in Figure 14 . All the BJT transistors are replaced by their corresponding small-signal models at their DC operating points.
We conduct a number of experiments on a SUN SPARCstation 5 with 32M memory. We rst Table 1 , where #term is the actual number of distinct product terms generated, jDDDj is the number of DDD vertices used to represent all the symbolic expressions. Columns 4, 5, and 6 list, respectively, the CPU time in seconds used by the proposed DDD-based method, SPICE, and the speedup of the proposed method over SPICE for each test circuit. From Table 1 , we can see that the proposed DDD-based method outperforms SPICE for all the test cases. Further, the speedup increases with the size of the circuit.
We then compare our method with SCAPP|a best-known hierarchical symbolic analyzer 6]. We construct the test circuits by cascading, respectively, the rst 1, 2, 3 and 4 subcircuit blocks ( Figure 12 ). The Opamp subcircuit is implemented by the miller-compensated Opamp circuit.
The results are summarized in Table 2 . Columns 1 and 2 list, respectively, the number of subcircuits cascaded for each test case, and the total number of node voltage and branch current variables in the atten circuits. Columns 3 and 4 describe the number of DDD vertices, and the number of product terms represented. Columns 5 and 6 give the numbers of additions and multiplications used in the expressions generated by SCAPP. Note that the number of additions and multiplications used by the proposed DDD-based method is bounded by the number of DDD vertices. From Table 2 , we can observe that the DDD-based representation is much more compact than the sequence-of-expressions representation used in SCAPP. Note that the number of DDD vertices is about 2-4 times less than the number of expressions in SCAPP, and the storage of each expression takes much more space than that for one DDD vertex. We also see that the DDD size grows almost linearly in the circuit size, despite that the number of product terms grow exponentially. Table 3 shows the statistics of using the DDD-based symbolic method and SCAPP for repetitive numerical evaluation. For SCAPP, we compile the generated symbolic expressions and then execute the code for simulation. For each test case, we report in Columns 2 and 3 the CPU time required to construct the DDD and then the CPU time taken for simulation from the constructed DDD. For SCAPP, we report, respectively, in Columns 4, 5, and 6 the CPU time for SCAPP to generate the sequence-of-expressions (analy), the compilation time (comp), and the actual simulation time (sim). The last two columns give the matrix setup time and simulation time used by SPICE. We can see from Table 3 that the proposed DDD-based method is more e cient than both SCAPP and SPICE. Although it may take less time for SCAPP to obtain the sequence of expressions, it takes a much longer time to compile the generated expressions. We also note that our program is interpreted, while SCAPP is compiled. Therefore we expect that the compiled and optimized version of our DDD-based method could o er even more improvement over SCAPP. To test our program on analog circuits with closely coupled structures, we partition the A741 Opamp circuit into a three-level binary tree hierarchy shown in Figure 15 . The partitioned A741 is shown in Figure 16 . Table 4 shows the statistics for this three-level two-way partitioning of the A741 circuit. Rows 2 to 3 list the DDD sizes and the numbers of internal nets in the leaf subcircuit I1, I2, II1, II2 respectively. Rows 5 to 7 list, respectively, the DDD sizes, the numbers of internal nets and the numbers of cut nets in the two middle circuit I and II respectively. Among these cut nets, 2 nets are internal to I and 3 nets are internal to II as shown in 6th row. Rows 8 to 9 show the corresponding DDD size for the root circuit and the total DDD size. Row 10 lists the DDD size for exact symbolic analysis without partitioning (one-level tree). Row 11 describes the number of product terms in fully-expanded symbolic analysis. Row 12 shows the best result from SCAPP, where #mul and #add are the numbers of multiplications and additions, respectively. Since the number of multiplications required in evaluating numerically a DDD-based symbolic expression is bounded by the number of DDD vertices, three-level two-way DDD-based hierarchical symbolic analysis speeds up DDD-based canonical symbolic analysis (one-level one-way) by a factor of 31, whereas DDD-based canonical symbolic analysis already speeds up sum-of-product-based canonical symbolic analysis by several orders of magnitude (7431 multiplications vs 374884 product term evaluation).
Conclusions
A new method for hierarchical symbolic analysis of analog integrated circuits has been presented and implemented. The method takes the advantage of both the circuit hierarchy and determinant decision diagrams for symbolic determinant representations. DDD representation enables systematically exploiting the sharing among symbolic expressions and thus results in very compact symbolic expressions. Experimental results have shown that the proposed method compares very favorably with the best-known symbolic analyzer SCAPP and numerical simulator SPICE for small-signal AC analysis.
